Introduction
CdS and ZnTe are important wide bandgap II-VI semiconductor materials with direct bandgaps of 2.42 eV [1] and 2.26 eV [2] respectively. They are appropriate for applications especially in fabrication of large area electronic devices such as light emitting diodes (LEDs), thin-film solar cells and display devices. CdS is a well-known n-type semiconductor material and has found application as window layers most especially in CdTe [3] and CuInGaSe 2 [4] based solar cells. This material is grown using variety of techniques such as; sputtering [5] , molecular beam epitaxy (MBE) [6] , chemical bath deposition (CBD) [7] and electrodeposition (ED) [8] . Depending on the application, ZnTe can be a window, intermediate or a back-contact layer to thin film solar cells most especially in CdTe-based solar cells [2, 9] . Other uses include; LEDs, X-ray detectors and photoresistors [2] . ZnTe is grown using different methods, such as; sputtering [10] , MBE [11] , ED [12] and successive ionic layer adsorption and reaction (SILAR) [13] . Mostly in the literature, ZnTe thin film materials have been generally reported to be p-type [14] . The difficulty in achieving n-type ZnTe via intrinsic doping has been mainly attributed to self-compensation [14, 15] and native defects in the ZnTe material [12] . However, in one of our recent research works; we have been able to show that n-type ZnTe layers are also achievable by intrinsic doping [16] .
The most widely studied II-VI binary compound semiconductors for photovoltaic applications are CdTe and CdS thin films. Both materials have been used to develop p-n hetero-junction (HJ) device structure for solar cells application [17, 18] . In the recent times, other device structures have been proposed to be suitable for applications in electronic devices. Some of these structures are n-ZnSe/p-ZnTe/n-CdSe multi-layers for application in tandem solar cells [19] , ZnO/ZnSe/ZnTe HJ's for application in ZnTe-based solar cells [20] , p-ZnTe/n-ZnO HJ for application as light emitting diodes [21] , n-CdSe/p-ZnSe HJ for diode and solar cells application [22] . The study of hetero-junction devices based on ZnTe/CdS has also been carried out by many researchers using different growth techniques for different application purposes. Aven et al. studied the growth pattern of CdS on ZnTe single crystals and showed that epitaxial deposit of CdS is obtainable only on the (111) plane of ZnTe [23] .
Pfisterer and Shock [24] fabricated thin film hetero-junction photovoltaic cells based on ZnTe/CdS. The ZnTe was deposited on Ag-coated glass/CdS substrate by vacuum evaporation technique. Ota et al. [25] developed a light-emitting hetero-junction diode based on p-ZnTe single crystal substrate and n-CdS. The ZnTe and CdS thin films were grown by Bridgman and vapour epitaxy methods respectively achieving electroluminescence in both forward and reverse bias. Also in another work carried out by Ota et al. [26] , authors showed that the ZnTe/CdS hetero-junctions possess rectifying ability with high ideality factor, n = 3.40 when measured at room temperature (300 K). One vital application area that has not been fully explored for the ZnTe/CdS hetero-junction semiconductor is in the aspect of its usability in the making of a one-sided abrupt p-n rectifying diode. The fabrication of onesided abrupt p-n junction diode have been extensively studied using III-V compound semiconductors such as GaAs, GaP [27] and elemental semiconductors such as Ge and Si [28] . Kabra et al. [29] have also been able to fabricate a rectifying nano HJ diode using a combination of II-VI binary compound semiconductor (p-ZnO) and n-Si which belongs to an elemental semiconductor. The electronic parameters obtained by Kabra et al. [29] showed that the authors successfully made p-n + diode from p-ZnO and n-Si.
In this paper, we have successfully demonstrated that a one-sided rectifying n + p junction diode can be fabricated using n-CdS and p-ZnTe thin films all from II-VI binary compound semiconductors. All the electronic parameters obtained under C-V measurements attested to this situation. Also in this paper, we demonstrate that by increasing the thickness of the ZnTe layer grown in a Te-rich ZnTe electrolyte, the bandgap of the ZnTe layer can be modified.
Experimental details
In this work, CdS and ZnTe layers have been grown by CBD and ED techniques respectively.
CBD technique was chosen to grow CdS thin films in this work because it has proven to be a very appropriate growth technique to deposit CdS layers for photovoltaic applications [30] .
Some of the advantages of CBD technique include uniform coverage of the substrate (such as FTO) with films of low thickness [30] , growth of highly insoluble binary compound semiconductors [31] and low-cost with simplicity of equipment [32] . ED technique was also used in this work to deposit ZnTe thin films because electrodeposition allows the bandgap of compound semiconductors to be easily tuned by adjusting the growth parameters [16, 33] . It is also one of the suitable growth techniques to prepare continuous and thin semiconductor films [34] . Also, ED technique allows fine control of the film thickness by changing the deposition potential and time. Other advantages proffered by the technique include low temperature growth, low capital cost, simplicity, scalability and self-purification of the electrolyte during growth [35] . For the ZnTe, the growth temperature, deposition potential and pH of the electrolyte used for electroplating were ~80 o C, 1600 mV and 3.50±0.02 respectively. The CdS/ZnTe device structure was thoroughly rinsed with de-ionised water and methanol and dried with nitrogen gas before being transferred to a metal evaporator where circular gold (Au) contacts of 3 mm diameter and ~100 nm thickness were evaporated. The Au metal was used to form ohmic contacts to p-ZnTe.
The I-V characteristics of n + p junction diodes fabricated from glass/FTO/n-CdS/p-ZnTe/Au
were measured with a fully automated I-V system using Keithley 614 digital electrometer and a DC voltage source. Hewlett Packard 4284A precision LCR meter and DC voltage source were used to carry out the C-V measurements. C-V measurements were carried out at 1 MHz signal to avoid the effects of defects on capacitance measurements. The schematic diagram of the glass/FTO/n-CdS/p-ZnTe/Au hetero-junction diode is shown in Fig. 1 . 
Material characterisation before fabrication of p-n junction diodes
Before using the CdS and ZnTe layers for fabricating electronic devices, they were first fully characterised for their properties; full details of the growth and characterisation of CBD-CdS analysis can be found in our early publications by Chaure et. al [36] and Samantilleke et. al [37] . Our previous communications on electroplated ZnTe semiconductors by Fauzi et.al [12] using ZnCl 2 precursor and Olusola et al. [16] using ZnSO 4 precursor elaborate more on the characterisation of ED-ZnTe thin films using different analytical techniques such as X-ray diffraction (XRD), Raman spectroscopy, UV-Vis spectrophotometry, photoelectrochemical (PEC) cell measurements, scanning electron microscopy (SEM) and 3D-atomic force microscopy (3D-AFM) techniques.
In this paper, only a summary of electrical, optical and structural properties of layers used are presented using PEC cell measurements, optical absorption and XRD techniques respectively. This is necessary to determine the right condition for achieving good optoelectronic device deviates from the bandgap of stoichiometric ZnTe which is reported to be in the range (2.10-2.26) eV [12] . This variation is as a result of the Te-richness in ZnTe layer being used in the fabrication of the p-n junction diode. As shown in Fig. 3(b) , the Te-rich ZnTe layer appears very dark in appearance thus making it to be highly light absorbing. Te being a semi-metal has a very low bandgap of 0.37 eV [38] and since the ZnTe layers were grown in a Te-rich show that the electroplated ZnTe layers are polycrystalline with hexagonal crystal structure.
The preferred orientation is found to be along the (100) plane for both ZnTe layers. ZnTe peaks with lower intensities were also observed along (110) and (103) 
The current-voltage characteristics of an abrupt p-n junction diode
The current-voltage (I-V) characteristics of an abrupt p-n junction diode under bias can be expressed as [28] 
where I is the effective current through the diode, I n and I p are current arising from electrons and holes collection respectively.
Eqn. (1) can only be used for an ideal diode whose quality or ideality factor, n = 1.00 [39] . In most cases, n is not always unity because most of the fabricated diodes are not ideal in their properties. Eqn. (1) can then be re-written as shown in Eqn. (2) in order to accommodate the non-ideality nature of practical diodes.
where I s is the reverse saturation current derived from the extrapolation of the intercept of Log I at V = 0 and is described by:
where k is the Boltzmann constant, The ideality factor (n) of p-n junction diode can be calculated from the slope of the log-linear I-V curve by using Eqn. (6) .
I-V Characteristics of n-CdS/p-ZnTe hetero-junction diodes under dark condition.
I-V measurements provide a valuable way to test the electronic quality of a semiconductor material. These measurements were carried out using the device structure glass/FTO/nCdS/p-ZnTe/Au. Since the device structure under consideration has a junction between the nand p-region, it is therefore of utmost necessity to form ohmic contacts to the window layer which is n-CdS and p-ZnTe which is the absorber layer. The electron affinity of n-CdS layer 10 has been reported to be 4.80 eV [41] while the work function of FTO is 4.40 eV [42] . The underlying FTO subtrate to n-CdS already creates an ohmic contact to n-CdS since the work function of FTO metal contact is lower than the electron affinity of n-CdS. With regards to the p-ZnTe, its electron affinity has been reported to be 3.53 eV [43] while the work function of Au metal contact is 5.25 eV [41] . Therefore, to create an ohmic contact to p-ZnTe, a metal such as Au with higher workfunction is needed. Fig. 6(a) shows the log-linear I-V characteristics of glass/FTO/n-CdS/p-ZnTe/Au device structure. From Fig. 6(a) RF is an important diode parameter that helps in determining the quality of a rectifying diode.
A RF of ~10 2 is adequate for application in some electronic devices such as diodes and solar cells [29, 44] . The result shows that the fabricated diode possesses good RF of ~10 2.7 to make them suitable for application as electronic devices. I s is an important diode electronic parameter which distinguish one diode from the other and it is a small current which flows as a result of the minority carriers in the reverse direction when bias voltage is zero. The magnitude of the reverse saturation current varies from one semiconductor diode to the other and it is a determinant of the quality of a rectifying diode [45] . For instance, I s for a Si diode varies between ~10 -10 to ~10 -12 A and ~10 -4 A for Ge diode. For the p-n homojunction diodes fabricated from glass/FTO/n-ZnTe/p-ZnTe/Au device structure by Olusola et al. [16] , the I s value was given to be in the order of 10 -9 A. For the p-n hetero-junction diodes fabricated in this work from n-CdS/p-ZnTe, I s is of the order of 10 -6 A. For a diode to possess good electronic quality, the level of recombination of holes and electrons at the interface and within the bulk of the device (material) must be reduced. To achieve this, I s which is a measure of the recombination in a device must be kept to a minimum value.
As explained by Rao et al. [46] , increase in I s may arise as a result of defects in the crystal lattice which act as recombination centres that reduce the lifetime of charge carriers. The high I s obtained in this work may therefore arise as a result of these defects which act as trapping centres. The large n value of 2.89 shows the presence of interfacial impurities and high concentration of recombination and generation (R&G) centres in the depletion region [47, 48] .
Since the obtained n value is >2.00, it thus shows that tunnelling is an important current transport mechanism in the device structure [49] .
Analysis of the electronic properties of fabricated device structures using capacitance -voltage (C-V) technique
Electronic parameters of thin film semiconductor devices such as depletion capacitance at zero bias (C o ), the doping concentration of the acceptors (N A ) and donors (N D ) can be found using C-V technique. Other quantities which can be deduced from the initially obtained parameters of C-V plot are: the built-in potential (V bi ), energy difference between the Fermi level (E F ) and the bottom of the conduction band edge (E C ) (ΔE = E C -E F ), the energy difference between the Fermi level (E F ) and the top of the valence band edge (E V ) (ΔE = E F -E V ) and the depletion layer width (W).
Prior to the fabrication of n-CdS/p-ZnTe HJ device structure, the electronic properties of Schottky diodes fabricated from glass/FTO/p-ZnTe/Al and glass/FTO/n-CdS/Au device structures were studied using C-V technique. The C-V measurements were performed at room temperature using a frequency of 1 MHz and bias voltage of -1.0 to +1.0 V. This study was carried out to mainly determine the concentration of holes and electrons in the ZnTe and CdS thin films respectively. By undertaking this study, the doping density of each of the semiconductor materials used in this work was identified. Thus the doping density helps in determining the suitability of the semiconductor materials grown in this work to be used in the fabrication of a one-sided p-n junction diode.
Eqn. 7 (a) is applicable for a p-n junction diode where we have both the acceptors and donors [28] . The doping density (N) of the CdS and ZnTe layers can be estimated from the junction capacitance shown in Eqn. 7 (b) [28] . While applying Eqn. application in metal semiconductor (MS) devices and one-sided p-n junction diodes [28] .
In these equations, V R is the reverse bias voltage, V bi is the built-in potential, e is the charge on electron, C is the measured capacitance in Farad (F), ε s is the permittivity of semiconductor and A is the area of the p-n junction diode, N A is the acceptor density (or the concentration of free holes at room temperature) and N D is the donor density (or the concentration of free electrons at room temperature).
The width (W) of the depletion region of fabricated Schottky diodes or p-n junction diodes can be estimated from Eqn. (8)
Where r  is the relative permittivity of the material ( r  is 10.4 for ZnTe and 8.9 for CdS [50] ), o  is the permittivity of vacuum, A is the diode area, C is the measured capacitance at zero bias and W is the depletion width. For a fully depleted device, the depletion width is almost equal to thickness of the thin film. The depletion region forms the heart of a basic electronic device; this is where electric field is being created as a result of separation of positive and negative space charges.
The depletion width, W can also be expressed as shown in Eqn. 9 (a) [51]
Where X p and X n are the distances by which the depletion region extends into the p-and ntype semiconductors respectively.
Eqn. 9 (b) is applicable to n + p junction diodes where the doping concentration in the n-region is much greater than that of the p-region (N D >> N A ). In n + p junction diodes, X n << X p ; therefore the total depletion width, W ≈ X p . In the same way, Eqn. 9 (c) can be used to determine the depletion width in a p + n junction diodes where the doping concentration in the p-region is much greater than that of the n-region (N A >> N D ) [39] . In p + n junction diodes, X p << X n ; therefore the total depletion width, W ≈ X n . Having determined W and X p from Eqns.
(8) and 9 (b) respectively, X n can then be found by using Eqn. 9 (a). For n + p junction diodes 14 where the concentration of holes in the valence band (acceptor density) is determined from the Mott-Schottky plots, the donor density can then be estimated by substituting known values of X n and V bi into Eqn. 9 (c).
Eqn. (8) can also be used in calculating the total depletion width for the p-n junction diode by using the depletion capacitance obtained from C-V plot. The estimated result from Eqn. (8) can only correspond to that obtainable from Eqn. 9 (a) if the right V bi value is used. The V bi is found by extrapolating the Mott-Schottky curve to the bias voltage axis at C -2 =0. [27] . The V bi can therefore be accurately determined if the C -2 (F -2 ) axis of the Mott-Schottky plot starts from the origin. Alternatively, the V bi can be theoretically determined by applying Eqn. (17) .
The effective density of states in the conduction band edge of semiconductor is given by
The effective density of states in the valence band edge of semiconductor is given by
The Fermi-Dirac probability function of electrons occupying the donor state is given by [28] 
Where E C is the lowest energy of the conduction band, E F is the Fermi level and g is called a degeneracy factor 2.00 for CdS donor atoms [52] .
Eqn. (13) is therefore a very useful equation to determine the position of Fermi level in a degenerate n-type semiconductor. For non-degenerate n-type semiconductors where the doping density is less than the effective density of states, the degeneracy factor, g in the Fermi-Dirac function is not being considered. Therefore, Eqn. (12) reduces to
Eqn. (14) is an approximation of the Fermi-Dirac function and is mostly applied to determine the Fermi level position of a non-degenerate n-type semiconductor. Since the p-type ZnTe semiconductor used in this work is related to a non-degenerate family, Eqn. (14) can be rewritten as For a p-n junction diode, the electric field, E in the semiconductor at the interface is given by
For Schottky diodes fabricated from n-type and p-type semiconductors, the electric fields in the semiconductor at the MS interface are given by Eqns. 16 (b) and 16 (c) respectively.
Eqns. 16 (b) and 16 (c) are also applicable to p + n and n + p junction diodes respectively [27] .
As explained by Sze and Ng [27] , most of the built-in potential and depletion region are inside the lightly doped region of the one-sided p-n junction diode. The magnitude of the built-in potential for n + p junction diode can therefore be estimated using Eqn. (17) [27, 29] .
Discussion of results from C-V measurements for CdS
In order to carry out C-V measurements, rectifying contacts were made by evaporating 2 mm diameter Au contacts on n-CdS layers. The C-V and Mott-Schottky plots of glass/FTO/nCdS/Au device structure are shown in Figs. 7(a) and 7(b) respectively. As shown in Fig. 7(a) , the depletion layer capacitance obtained at zero bias for the glass/FTO/n-CdS/Au device structure is 5.583 nF. By incorporating the values of the depletion layer capacitance into Eqn.
(8), the width of the depletion region, W was estimated to be ~44.3 nm. Table 1 . Table 1 . The summary of electronic parameters obtained from n-CdS and p-ZnTe layers using C-V technique.
As explained by Neamen [28] , for a semiconductor to be degenerate, the concentration of electrons (for n-type materials) or hole density (for p-type materials) should be higher than the effective density of states in the conduction band (for n-type materials) and valence band (for p-type materials). This unique property thus makes the Fermi level to be above the conduction band minimum (for n-type) or below the valence band maximum (for p-type).
Also in a degenerate semiconductor, E C -E F is kT; that is, the Fermi level is less than kT below E C .
To determine the Fermi level position in a degenerate semiconductor, it is important to put into consideration the degeneracy or spin factor of the degenerate semiconductor. The electron spin rotation in CdS quantum dots (QDs) was studied by Masumoto et al. and the spin factor of the electrons was found to be ~1.965±0.006 [52] . The spin factor also called degeneracy factor has been generally reported as 2.00 for donor atoms [28] . Approximating the g-factor obtained for CdS QDs by Masumoto et al. [52] to 1 decimal place, the value also tends to be equal to 2.00. Therefore in this work, g-factor of 2.00 has been used to determine the Fermi level position in the CdS degenerate semiconductor. ------
As seen in Table 1 Thus, the fabricated CdS thin film used in this work falls in the family of the degenerate semiconductors thereby making the CdS thin film to be heavily doped as earlier discussed.
Eqn. (13) has been used to determine the position of the Fermi level for the degenerate n-type CdS layer. The high doping of the CdS thin film was caused by the large concentration of donor atoms in the material. This large electron concentration arises from the fact that below E F , the energy states are always occupied with electrons while above E F , the energy states are mostly vacant. Therefore, since E F is above the E C minimum (E Cmin ) in the degenerate n-CdS semiconductor, the energy states below E F are mainly occupied with donor electrons. This property of degenerate semiconductor makes it to behave in a similar manner to metals. Thus, it is expected that in degenerate semiconductors, the electric field at the metal-semiconductor (MS) interface should be higher. As seen in Table 1 , the electric field in the CdS at the metalsemiconductor junction is higher than that of ZnTe. This is because of the huge concentration of mobile electrons in the CdS conduction band. Using Eqns. 
The width of the depletion region is equally a function of the depletion capacitance and doping concentration in the semiconductor. The higher the depletion capacitance, the greater will be the doping density in a semiconductor and the smaller will be the depletion width [28] . Since the CdS layers grown in this work have a smaller W, there is a very high tendency for electron tunnelling through the barrier to increase in the glass/FTO/n-CdS/Au MS structure. and with this value, the acceptor density of ZnTe layer has been calculated to be 3.55×10 11. This in turn also affects the effective built-in potential barrier height as illustrated in both figures.
Discussion of results from C-V measurements for CdS/ZnTe hetero-junction
The C-V and Mott-Schottky plots of glass/FTO/n-CdS/p-ZnTe/Au HJ device structure are shown in Figs. 12(a) and 12(b) respectively. The depletion capacitance obtained at zero bias for the glass/FTO/n-CdS/p-ZnTe/Au device structure is 1.26 nF as illustrated in Fig. 12(a) . By substituting the value of the depletion layer capacitance into Eqn. (8), the width of the depletion region, W was calculated to be 519 nm. As earlier explained, the total depletion width for the one-sided p-n junction diode can likewise be determined using Eqn. 9 (a) if the right V bi value is used. The V bi obtained from the Mott-Schottky plot in Fig. 12b is ~0.55 V;
this value nearly corresponds with the theoretical value of ~0.58 V estimated from Eqn. (17) .
Also, Eqn. 9 (b) was used to find the distance by which the depletion region extends into the p-type semiconductor (that is X p ), while X n was determined by substituting the known value of X p into Eqn. 9 (a) (that is, X n =W-X p ).
The acceptor density of the glass/FTO/n-CdS/p-ZnTe/Au HJ device structure was estimated to be 2.47×10 15 cm -3 by using the slope (1.09×10 18 F -2 V -1 ) obtained from Mott-Schottky plot in Fig. 12(b) . The donor density was estimated to be 3.75 × 10 The summary of electronic parameters of the fabricated n + p junction diodes obtained by C-V measurement at room temperature is shown in Table 2 . The Fermi level positions of the donor atoms and acceptor atoms were determined using Eqns. (13) and (15) respectively. The result of the Fermi level position for donor atoms show that the CdS semiconductor in the hetero-structure is degenerate since E C -E F is negative. For the ZnTe thin film, the Fermi level position for acceptor atoms is positive and this indicates that the E F is situated above the E Vmax . The knowledge of the Fermi level position is important in drawing the energy band diagram of the device structure; this has been further explained in section 5.4. For the abrupt n + p junction diode fabricated from the glass/FTO/n-CdS/p-ZnTe/Au HJ device structure, the electric field at the junction has been estimated to be 2.22 × 10 4 Vcm -1 using Eqn. 16 (a). The electric field obtained for the n + p HJ diode in this work is similar to that reported by Kabra et al. [29] for rectifying p-n junction diodes fabricated from p-ZnO/n-Si hetero-structure. Table 2 have been used to propose the space charge density and energy band diagram of the n + p hetero-junction device structure. Fig. 13(a) shows the probable space-charge density of n + p junction that can be obtained after putting the two semiconductor materials together to form a device structure. Fig. 13 (a) thus shows that the whole space charge layer stretches into the low-doped region of the junction. This is so because the depletion width is an inverse function of the doping concentration. From Fig. 13(a) , depletion width, W= X p + X n where X p and X n are the distances by which the depletion region extends into the p-and n-type semiconductor respectively. Since N D >> N A , then X n << X p ; thus, the total depletion width, W 24 ≈ X p . The proposed energy band diagram for the n + p hetero-junction device structure is shown in Fig. 13(b The C-V results showed that the p-n junction diodes fabricated from CdS/ZnTe heterojunctions is a one-sided n + p junction diode with N D >> N A . Work is progressing to develop solar cells using CdS/ZnTe hetero-junction layers and to also incorporate the CdS/ZnTe hetero-junction layers into a graded bandgap solar cell structure.
